





## Dual N-Channel 60-V (D-S), 175°C MOSFET

**175°C Rated**  
Maximum Junction Temperature  
**TrenchFET®**  
Power MOSFETs

PRODUCT SUMMARY		
V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
60	0.055 @ V <sub>GS</sub> = 10 V	4.5
	0.075 @ V <sub>GS</sub> = 4.5 V	3.9



Ordering Information: Si4946EY  
Si4946EY-T1 (with Tape and Reel)



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = 25°C UNLESS OTHERWISE NOTED)			
Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	60	V
Gate-Source Voltage	V <sub>GS</sub>	±20	
Continuous Drain Current (T <sub>J</sub> = 175°C) <sup>a</sup>	I <sub>D</sub>	T <sub>A</sub> = 25°C	A
		T <sub>A</sub> = 70°C	
Pulsed Drain Current	I <sub>DM</sub>	30	
Continuous Source Current (Diode Conduction) <sup>a</sup>	I <sub>S</sub>	2	
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	T <sub>A</sub> = 25°C	W
		T <sub>A</sub> = 70°C	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C

THERMAL RESISTANCE RATINGS			
Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient <sup>a</sup>	R <sub>thJA</sub>	62.5	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.







SPECIFICATIONS (T <sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Condition	Min	Typ <sup>a</sup>	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1			V
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V			2	μA
		V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			25	
On-State Drain Current <sup>b</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 10 V	20			A
Drain-Source On-State Resistance <sup>b</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A		0.045	0.055	Ω
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 3.9 A		0.055	0.075	
Forward Transconductance <sup>b</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 4.5 A		13		S
Diode Forward Voltage <sup>b</sup>	V <sub>SD</sub>	I <sub>S</sub> = 2 A, V <sub>GS</sub> = 0 V		0.9	1.2	V
<b>Dynamic<sup>a</sup></b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A		19	30	nC
Gate-Source Charge	Q <sub>gs</sub>			4		
Gate-Drain Charge	Q <sub>gd</sub>			3		
Gate Resistance	R <sub>g</sub>		1		3.6	Ω
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 30 V, R <sub>L</sub> = 30 Ω I <sub>D</sub> ≅ 1 A, V <sub>GEN</sub> = 10 V, R <sub>G</sub> = 6 Ω		13	20	ns
Rise Time	t <sub>r</sub>			11	20	
Turn-Off Delay Time	t <sub>d(off)</sub>			36	60	
Fall Time	t <sub>f</sub>			11	20	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 2 A, di/dt = 100 A/μs		35	60	

## Notes

- a. For design aid only; not subject to production testing.  
b. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.



**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**



**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**

